

Reg.	N	o: []				
	SI	DDHA	ARTI	IINS	TITU	TE O	FEN	GINE	ERIN	G&'	ГЕСН	INOL	OG1	:: PU	TTUR		
							(AU	TONC	OMOL	JS)					× .		
	B	.Tech	h III Y	ear II	Sem	ester	Sup	pleme	entary	/ Exa	mina	tions	Feb	ruary	-2022		
						DIG	TAL	IC AI	PLIC	CATIC	DNS						
					(Elect	ronics	and C	Commu	unicati	ion En	ginee	ring)					
Tir	ne:	3 hour	S											Max	. Marks	:: 60	
(Answer all Five Units $5 \times 12 = 60$ Marks)																	
								UI	NIT-I								
1	a Design CMOS transistor circuit for 2-input AND gate. With the help of table surplain the singuit														functio	n 7	7 M
	b Design a CMOS circuit that has the functional behavior $f(Z) = A_1(D + C)$															6	T N/T
	U	Desig		MOS	circu	ii iiiai	nas un	e runc		Denav	101 1(.	<i>L)</i> –A.	(D+C	.).) IVI
2	a	Draw	the c	ircuit	diagra	m of	basic 7	TTL N	JAND	gate a	and ex	kplain	the t	hree p	arts wit	h (5M
		the he	lp of	functi	onal c	perati	on.			Ū				1			
	b	Com	pare I	Differe	ent log	gic fam	nilies.									6	бM
								UN	IIT-II								
3	a	Discu	ss abo	out be	havioi	al des	ign ele	ement	with a	in exa	mple.					6	бM
	b Design the logic circuit and write a data-flow style VHDL program for the foll													ollowin	g 6	5 M	
		Tuncti	on. F	(P) =	ΔA,E	5,C,D (1,5,6,	7,9,13) + d(4,15).							
4	a	Write	about	struc	tural o	lesign	eleme	ents wi	ith an	exam	ole.					(M
	b	Write	a VH	DL er	ntity a	nd Are	chitect	ure fo	r the f	ollow	ing fu	nction				6	5M
		F(x) = (a + b) (c d)															
	Also draw the relevant logic diagram.																
5																	
3	a h	Draw	the o	DL CC	re of	r 4-011 `a_4_1	ALU	IC 74. mnara	XIðI. tor ar	d bri	əflv e	vnlair	abo	aut it	Write	0	
	N	structural VHDL code for it													a u) I V II	
	OR																
6	a	Design	n a Fi	ll add	ler wit	h Halt	fadde	rs logi	c circi	uit.						6	5M
	b	b Write VHDL code for the above design in structural model.												6	M		
								UN	IT-IV								
7	a	Design	n a 4-	bit Jol	nnson	Count	er and	lexpla	in its	operat	tion.					7	'M
	D	what	IS LF:	SR co	unter	and rin	ng cou	nter?	OD							5	5M
8	a	Desig	n a b	t LFS	SR co	unter	ising	74x19	4.List	out t	he se	auence	2 255	ımino	that th	e f	M
	initial state 111.													C 0	VIVI		
	b	Write	a VH	DL co	de fo	r the a	bove c	lesign								6	5M
								UN	IT-V								
9	W	hat is a	a dual	priori	ty end	coder?	Expla	in. W	rite V	HDL o	code f	or the	desig	gn.		12	2M
10	0	Dictin	auich	hotor	on th		hi an c	10.000	OR	lances							
10	a h	Desig	guisn n a sv	nchro		- sync		us and nter	asyn	mone	ous co	unters	•			6	M
						·····	r -our									U	7.1.7 AL

*** END ***